AMD fam15h/fam10h System
template/15tn (platform)
| Property | Description |
|---|---|
| Manufacturer | AMD |
| Model | fam15h/fam10h System |
| Year | Undefined |
| Max CPU | Undefined |
| Max RAM | Undefined |
| Image | AMD logo, credit AMD (http://1.bp.blogspot.com/-T9mmhti40Wo/UAFdCQjPZqI/AAAAAAAAAL4/6fxKBk2BZ8E/s1600/Amd+2.png) |
| Software: User-Facing Environment | Free |
| Software: Operating System | Free |
| Software: Bootloader/Recovery | Free |
| Firmware: Trusted Execution Environment (e.g. x86 SMM) | Undefined |
| Firmware: Late Boot/Payload | Undefined |
| Firmware: Platform Initialization | Undefined |
| Firmware: Graphics Initialization | Proprietary, some RE work (AtomBIOS) The AtomBIOS VBIOS used for Trinity and Richland's
integrated graphics is a proprietary Option ROM. However, some reverse-engineering is available from the
openatom project, and in AtomBiosRunner. |
| Firmware: Memory Initialization | Undefined |
| Firmware: Early Boot (incl. RoT) | Undefined |
| Firmware: Boot ROM | None x86 CPUs don't have true "software" boot ROMs in mask ROM (such as those in many ARM SoCs).
Most x86 platforms map the firmware in SPI flash directly into address space at the reset vector, where it can be executed in-place. Prior to this, some early
initialization may be performed by the ROM microcode, or by coprocessors (such as the ME/PSP) if present. |
| Firmware Signing | None |
| CPU Microcode | Proprietary, RE possible on fam10h CPUs On K10-microarchitecture CPUs (e.g. fam10h Opterons of the 4100- and
6100-series, microcode updates are neither signed nor encrypted, and have been succesfully modified (modifying the behaviour of instructions to insert and trigger
proof-of-concept backdoors) as part of RUB-Sysstat's "Microcode" project (paper,
GitHub). On later CPUs (e.g. 6200/6300-series Opterons), microcode is encrypted. |
| Management Coprocessor: Firmware | Proprietary (SMU Firmware) The SMU (System Management Unit) is a microcontroller inside AMD SoCs/APUs that handles
low-level platform management: power, clocks, voltage, thermal control, power-gating, and related sensors and interrupts. The firmware for this
microcontroller is a blob,
included as a large array in the Family 15h AGESA source. Orochi platforms do not require this blob. |
| Network Interface: Internal Firmware | Undefined |
| Network Interface: Host-Loaded Firmware | Undefined |
| Security Coprocessor: Firmware | Undefined |
| Embedded Controller: Firmware | Undefined |
| Hardware: Board Electrical Schematic | Proprietary |
| Hardware: Board PCB Design | Proprietary |
| Hardware: CPU Instruction Set | Proprietary (x86_64) |
| Hardware: CPU/SoC Implementation | Proprietary (AMD K10/Bulldozer/Piledriver) |
| Hardware: CPU/SoC Synthesis Toolchain | Proprietary |
Back to Table