IBM OpenPower POWER9 System
template/openpower (platform)
| Property | Description |
|---|---|
| Manufacturer | IBM |
| Model | OpenPower POWER9 System |
| Year | Undefined |
| Max CPU | Undefined |
| Max RAM | Undefined |
| Image | OpenPower logo, credit OpenPower Foundation (https://upload.wikimedia.org/wikipedia/commons/b/b2/OpenPOWER_logo.png) |
| Software: User-Facing Environment | Free |
| Software: Operating System | Free |
| Software: Bootloader/Recovery | Free (Petitboot) |
| Firmware: Trusted Execution Environment (e.g. x86 SMM) | OPAL exists, but is OS-controlled Skiboot provides a runtime services API named OPAL to the OS, but unlike x86 SMM, it does not run
independently of the OS, and is guaranteed not to execute after the kernel starts unless the kernel calls it. |
| Firmware: Late Boot/Payload | Free (Skiroot) |
| Firmware: Platform Initialization | Free (Hostboot/Skiboot) |
| Firmware: Graphics Initialization | Undefined |
| Firmware: Memory Initialization | Free (Hostboot) |
| Firmware: Early Boot (incl. RoT) | Free (Hostboot) First code executed on the host POWER9 cores after the SBE sets up the system |
| Firmware: Boot ROM | Free (SBE OTPROM) First instructions executed inside the CPU. Executed by the Self-Boot Engine (SBE) prior to loading its firmware from SEEPROM. |
| Firmware Signing | Available, user-controlled |
| CPU Microcode | Not microcoded |
| Management Coprocessor: Firmware | Multiple, free firmware POWER9 contains multiple coprocessors used for various hardware management functions, including the Self-Boot Engine,
Core Management Engines, Stop and Pstate General-Purpose Engines, I/O PPEs, and PB PPE. These are PPEs (Programmable PowerPC-lite Engines), small embedded PowerPC-derived cores designed for auxiliary
management functions. Their firmware (SBE OTPROM+SEEPROM, CME firmware, various HCODE) is free. |
| Network Interface: Internal Firmware | Undefined |
| Network Interface: Host-Loaded Firmware | Undefined |
| Security Coprocessor: Firmware | Undefined |
| Embedded Controller: Firmware | Undefined |
| Hardware: Board Electrical Schematic | Undefined |
| Hardware: Board PCB Design | Undefined |
| Hardware: CPU Instruction Set | Proprietary (POWER ISA) |
| Hardware: CPU/SoC Implementation | Proprietary (IBM) |
| Hardware: CPU/SoC Synthesis Toolchain | Proprietary |
Back to Table