Dodoid's Computing Freedom Table

Shown configurations are the most-free currently attainable on each model and may not reflect that model's configuration as-sold.

Legend:
FreeProprietaryMixed Free and ProprietaryProprietary, but fully disableableProprietary, but partial info/RE work availableUnknownUndefinedNot Present

Lenovo ThinkPad T480

laptop/lenovo/t480 (platform)

Property Description
Manufacturer
Lenovo
Model
ThinkPad T480
Year
2018
Max CPU
Intel Core i7-8650U
Max RAM
64GB
2x32GB DDR4-2400 SODIMM
Image
credit to lenovo.com (https://p1-ofp.static.pub/medias/bWFzdGVyfC9lbWVhL2ltYWdlcy98ODA1MDF8aW1hZ2UvcG5nfC9lbWVhL2ltYWdlcy9oNzMvaDIyLzk2OTEwMzA2MTgxNDIucG5nfGI5YTkzMmQ3OTRiZGMwMjAwMjRmMmM0ZjAzYzZkMTYzZTY5Zjk4NDM1MDJhOTQ4ZDQwNDc3MzIxMzhhOGVkNjg/thinkpad-t480-400x300prod.png?width=400&height=400)
Software: User-Facing Environment
Free
Software: Operating System
Free
Software: Bootloader/Recovery
Free
Firmware: Trusted Execution Environment (e.g. x86 SMM)
Free (coreboot)
This is an FSP platform. However, with the exception of the (optional) FSP-I on certain very recent Xeon platforms, no FSP components run in SMM.
Firmware: Late Boot/Payload
Free (EDK2, etc.)
Firmware: Platform Initialization
Mixed, coreboot w/ prop. FSP-S
Firmware: Graphics Initialization
Free (libgfxinit)
Firmware: Memory Initialization
Proprietary (FSP-M)
Firmware: Early Boot (incl. RoT)
Free (coreboot)
Firmware: Boot ROM
None
x86 CPUs don't have true "software" boot ROMs in mask ROM (such as those in many ARM SoCs). Most x86 platforms map the firmware in SPI flash directly into address space at the reset vector, where it can be executed in-place. Prior to this, some early initialization may be performed by the ROM microcode, or by coprocessors (such as the ME/PSP) if present.
Firmware Signing
For ME Only, Boot Guard disabled
CPU Microcode
Proprietary
All current x86 CPUs use proprietary microcode, stored in mask ROM in the CPU itself. Additional updates to this microcode can be temporarily loaded by firmware and/or the OS.
Management Coprocessor: Firmware
Proprietary, partially disabled (ME Gen3)
On ME version 11 specifically (Skylake, Kaby Lake, and some Coffee Lake), sometimes called "ME Generation 3", less of the ME firmware can be removed or disabled while still leaving the system operational than on earlier versions. Approximately 300 kB of the original 2 - 7 MB binary, consisting of four regions (rbe, kernel, syslib, and bup) are required. The AltMeDisable ("HAP") bit can also be used on these MEs.
Network Interface: Internal Firmware
WLAN proprietary, but card is removable
Network Interface: Host-Loaded Firmware
Unnecessary with some cards (e.g. ath9k)
Security Coprocessor: Firmware
Proprietary, but use of it is optional (TPM)
Embedded Controller: Firmware
Proprietary
Hardware: Board Electrical Schematic
Proprietary, but often available online
Hardware: Board PCB Design
Proprietary, but boardview often available
Hardware: CPU Instruction Set
Proprietary (x86_64)
Hardware: CPU/SoC Implementation
Proprietary (Intel)
Hardware: CPU/SoC Synthesis Toolchain
Proprietary

Back to Table

This page uses 7 DCFT templates:


This page was generated at 14:44 UTC, Oct 07 2026, and reflects DCFT's data at that time.
Have a suggestion or correction? Contact @dodoid:dodoid.com on Matrix.

Developed by Dodoid for the 15h.org community. Source